I. INTRODUCTION

E
LECTRONIC devices, especially thin-film transistors (TFTs), fabricated on free-standing plastic substrates, can enable cheap roll to roll fabrication techniques [1] , as well as new applications like smart textiles [2] . In this context, flexible TFTs, e.g., used in flexible display backplanes have to provide a high on-current and therefore a high transconductance g m [3] . Simultaneously, applications like RFID tags [4] demand high operation frequencies and therefore small parasitic overlaps. Amorphous indium-galliumzinc-oxide (IGZO) is a suitable semiconductor for the fabrication of TFTs on temperature sensitive plastic substrates since it can be deposited at room temperature [5] . Depending on the chemical composition of the InGaZnO channel, IGZO TFTs exhibit mobilities up to 46 cm 2 V −1 s −1 [6] . It thereby outperforms other low temperature deposited materials like amorphous Si or organic semiconductors. In addition to the choice of the semiconductor, the device structure influences the performance of flexible TFTs. Double-gate (DG) structures increase the coupling between the gate and the channel, and thereby improve the DC performance of IGZO TFTs [7] , [8] . Simultaneously, self-alignment (SA) techniques can overcome the alignment problems correlated with the deformation of flexible substrates during the fabrication process. Thereby, TFTs with gate to source/drain overlaps <2 μm and small parasitic capacitances are possible [9] , [10] . A combination of the DG and SA approaches can enable flexible TFTs with superior DC and AC behavior when compared with the conventionally fabricated single-gate TFTs. A higher specific g m (beneficial for high internal gain and drain current) and an increased transit frequency f T are possible. As it was demonstrated for poly-Si DG TFTs on rigid glass substrates [11] , [12] , the full potential of a SA-DG structure can only be deployed if all critical alignments are done by SA. In the case of flexible IGZO TFTs, this calls for self-aligned source-, drain-and top-gate contacts.
Here, we present to our very best knowledge, first flexible DG TFTs with self-aligned source-, drain-and top-gate contacts. Compared with bottom-gate TFTs fabricated on the same substrate, the DG TFTs exhibit a by 68% increased g m . The 7.5-μm long TFT channels and the 1-μm short gate to source/drain overlaps lead to a measured transit frequency of 5.6 MHz. In addition, the flexible SA-DG TFTs stay fully operational when bent to a tensile radius of 6 mm.
II. DEVICE STRUCTURE AND FABRICATION
TFTs [schematic shown in Fig. 1 (a)] were fabricated on free standing 50-μm thick semitransparent polyimide foil. The substrate was covered with 50 nm of SiN x using PECVD to improve the adhesion. Next, 35-nm thick evaporated Ti was structured into bottom-gate contacts (Ti provides sufficient adhesion and chemical resistance). The gate was electrically insulated by 25-nm atomic layer deposited (ALD) Al 2 O 3 (dielectric constant: 9.5). The ALD deposition is performed at 150°C, which is at the same time the highest temperature during the fabrication process. Room temperature RF magnetron sputtering was used to deposit 15 nm of amorphous IGZO from a ceramic IGZO target with a composition of In:Ga:Zn = 1:1:1 mol. To maximize the device performance a pure Ar atmosphere was used [6] . The IGZO and Al 2 O 3 layers were structured by two wet etching steps. Next, positive photoresist was spin coated and illuminated from the back (through the substrate), here the opaque Ti gate contacts acted as mask. The limited transmittance of polyimide (absorbance ≈ 200 cm −1 0741-3106 © 2013 IEEE at λ = 405 nm [13] ) in combination with the available UV lamp, led to a required illumination time of 5 min. The resist development resulted in thin strips of resist, self-aligned on top of the bottom-gate contacts [9] . To form source and drain contacts, 80 nm of transparent indium-tin-oxide (ITO) [5] was room temperature magnetron sputtered. Afterward, a liftoff process using the self-aligned resist was performed to remove the ITO on top of the bottom-gate contacts and hence to define the TFT channel. The width of the TFTs and the contact pads were subsequently structured by standard photolithography and wet etching. After that, 25 nm of Al 2 O 3 , identical to the gate insulator were used to cover the TFT. This second Al 2 O 3 layer was removed on top of the contact pads by standard lithography and wet etching. In addition, the same resist layer was used to deposit and structure (liftoff) 50 nm of Ti on the contact pads to improve the contact between the ITO and the probe tips during the subsequent TFT characterization. In case of bottom-gate TFTs, the second Al 2 O 3 layer acts as device passivation, and finalizes the fabrication process.
For the fabrication of self-aligned DG TFTs, the second Al 2 O 3 layer serves as gate insulator for the top-gate. Since IGZO, Al 2 O 3 and ITO are transparent materials, the top-gate contact could be structured in a second self-aligned lithography step (again using the Ti bottom-gate as mask). Therefore, negative photoresist was spin coated and illuminated from the back side of the substrate. Here, the required illumination time was 30 min. The following evaporation of 80-nm Cu and a liftoff of this Cu layer resulted in DG TFTs with self-aligned source, drain, and top-gate contacts. Cu was chosen to minimize the built-in strain and to maximize the ductility of the 80-nm thick top contact. The bottom and the top-gate were electrically connected to form an IGZO TFT controllable with a single gate voltage, to ensure comparability with standard TFT designs. TFTs had a channel length of 7.5 μm and bottom-and top-gate to source/drain overlaps of 1 μm. This overlap is determined by the light scattering in the photoresist, the uniformity of the UV-light source and the development time of the photoresist. Concerning a reliable AC characterization, a ground-signal-ground (GSG) layout compatible with GSG probe tips was chosen for the contact pads. Fig. 1(b) shows a micrograph of a fully processed device.
III. RESULTS AND DISCUSSION
TFTs were characterized under ambient conditions using an HP 8753E network analyzer, and an Agilent technologies B1500A parameter analyzer. Performance parameters were extracted from the measurements in the saturation regime using standard MOSFET equations [14] .
A. Electrical Performance
The transfer and output characteristics of a SA bottom-gate and DG TFT are compared in Fig. 2 . All performance parameters are summarized in Table I , and show the significantly improved device performance of the DG TFT. The DG TFT exhibits a by 92% increased on-current, resulting in a by 68% increased specific g m of 3 μS μm −1 (V DS = 5 V, V GS = 4 V) [ Fig. 3(a) ]. This is due to the following reasons. First, the increased gate area increases the gate capacitance C G in the on-regime by 52% [ Fig. 3(b) ]. Second, the improved control of the channel potential in the DG IGZO TFT [12] leads to a subthreshold swing of only 109 mV/dec. The smaller subthreshold swing of the DG TFT causes a reduction of the extracted threshold voltage V TH by 0.6 V (despite the fact that for both the single-gate and DG TFT, the exponential region of the drain current starts at the same voltage: V GS ≈−1.5 V). This further increases the drain current for a given V GS value. A negative influence of the work function difference between the Ti and Cu gate (≈ 0.74 eV) on the TFT characteristic is not observed. The effective mobility of the DG TFT is slightly reduced when compared with the bottom-gate TFT (−9%), this is due to the degenerated IGZO/top-gate-insulator interface caused by the surface treatment during the selfaligned lithography. The small increase of the gate leakage current, caused by the increased gate area, is negligible. It is worth mentioning that the improved control of the channel potential in the DG TFT also reduces the V TH shift caused by the drain-induced barrier lowering effect [14] . In addition, the DG structure decreases the total contact resistance from ≈205 k μm (bottom-gate TFT) by 19% to ≈165 k μm (DG TFT). The DG structure also reduces the clockwise hysteresis of the TFT from 150 to 5 mV (measured after devices have been stored in air for three months). This decrease is because of the better encapsulation of the DG TFT channel due to the additional 80 nm of Cu. A detailed investigation of the stability of nonself-aligned flexible DG and bottom-gate TFTs with an identical In:Ga:Zn = 1:1:1 IGZO channel can be found in [8] .
The frequency-dependent current gains of a bottom-gate and a DG TFT calculated from the measured S-parameters are shown in Fig. 3(c) . Because of the SA, and therefore small absolute capacitances the bottom-gate and DG TFTs exhibit a transit frequency in the megahertz regime (4.1 MHz for the bottom-gate TFT). In a simplified picture, f T of a self-aligned DG TFT is expected to be identical. This is due to the in the ideal case simultaneous increase of C G and g m . Here, the decreased subthreshold swing of the SA-DG TFT leads to a disproportionate increase of g m by 16%. In addition, C G decreases with increasing frequency. An extrapolation of C G to the measured f T values based on measurements up to 1 MHz (higher measurement frequencies were not available) showed a C G decrease of the DG TFT [10] (relative to C G of the bottom-gate TFT) by 13%. Mainly due to these improvements, the DG TFT exhibits an increased f T of 5.6 MHz.
B. Bending
To investigate the flexibility of the fabricated SA-DG TFTs, transistors were attached to double-sided tape and wound around rods of different diameters. It was found that the bendability of the flexible DG-SA TFTs is limited by the formation of strain-induced cracks in the ITO. Therefore, bending to radii < 6 mm is not possible. Simultaneously, the TFTs stay fully functional when bent to a radius of 6 mm. This bending radius corresponds to tensile mechanical strain of 0.4% parallel to the TFT channel. The transfer characteristic of a TFT measured while flat and bent, as well as a photograph of the bent substrate is shown in Fig. 4 . Bending to a radius of 6 mm decreases the effective carrier mobility by 4.9% and increases the threshold voltage by 44 mV. These values are comparable with previously published strain-induced parameter shifts of flexible IGZO DG TFTs [8] .
IV. CONCLUSION
Flexible IGZO-based DG TFTs have been demonstrated. Backside illumination through the semitransparent plastic substrate was used to fabricate self-aligned ITO source and drain contacts. The transparency of ITO additionally allowed SA of the top-gate contact. This DG structure increased the transistor on-current by 92%. Simultaneously, SA leads to source/drain to gate overlaps of only ≈1 μm and hence to small parasitic overlap capacitances. Thus, the self-aligned DG TFTs exhibit an improved specific g m of 3 μS μm −1 and show a transit frequency of 5.6 MHz, which can lead to applications in the megahertz regime. Furthermore, the flexible devices stay fully operational when bent to a tensile radius of 6 mm.
